|
|
|
@ -109,10 +109,10 @@ typedef enum {
|
|
|
|
|
* @brief PWM configuration
|
|
|
|
|
*/
|
|
|
|
|
typedef struct {
|
|
|
|
|
LPC_CTxxBx_Type *dev;
|
|
|
|
|
__IO uint32_t *pins[PWM_CHAN_NUMOF]; /**< set to NULL if channel is not used */
|
|
|
|
|
uint16_t clk_bit;
|
|
|
|
|
uint8_t af;
|
|
|
|
|
LPC_CTxxBx_Type *dev; /**< PWM device */
|
|
|
|
|
__IO uint32_t *pins[PWM_CHAN_NUMOF]; /**< set to NULL if channel is not used */
|
|
|
|
|
uint16_t clk_bit; /**< clock enable bit */
|
|
|
|
|
uint8_t af; /**< alternate pin function */
|
|
|
|
|
} pwm_conf_t;
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
@ -120,16 +120,18 @@ typedef struct {
|
|
|
|
|
*
|
|
|
|
|
* @note The values expect the CPU to run at 12MHz
|
|
|
|
|
* @todo Generalize the SPI driver
|
|
|
|
|
*
|
|
|
|
|
* @{
|
|
|
|
|
*/
|
|
|
|
|
#define HAVE_SPI_CLK_T
|
|
|
|
|
typedef enum {
|
|
|
|
|
SPI_CLK_100KHZ = 119, /**< drive the SPI bus with 100KHz */
|
|
|
|
|
SPI_CLK_400KHZ = 29, /**< drive the SPI bus with 400KHz */
|
|
|
|
|
SPI_CLK_1MHZ = 11, /**< drive the SPI bus with 1MHz */
|
|
|
|
|
SPI_CLK_5MHZ = 2, /**< drive the SPI bus with 5MHz */
|
|
|
|
|
SPI_CLK_100KHZ = 119, /**< drive the SPI bus with 100KHz */
|
|
|
|
|
SPI_CLK_400KHZ = 29, /**< drive the SPI bus with 400KHz */
|
|
|
|
|
SPI_CLK_1MHZ = 11, /**< drive the SPI bus with 1MHz */
|
|
|
|
|
SPI_CLK_5MHZ = 2, /**< drive the SPI bus with 5MHz */
|
|
|
|
|
SPI_CLK_10MHZ = 0 /**< actual: 12 MHz */
|
|
|
|
|
} spi_clk_t;
|
|
|
|
|
|
|
|
|
|
/** @} */
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* @brief SPI configuration data
|
|
|
|
|