
16 changed files with 407 additions and 11 deletions
@ -0,0 +1,3 @@
|
||||
MODULE = board
|
||||
|
||||
include $(RIOTBASE)/Makefile.base |
@ -0,0 +1,13 @@
|
||||
# Put defined MCU peripherals here (in alphabetical order)
|
||||
FEATURES_PROVIDED += periph_cpuid
|
||||
FEATURES_PROVIDED += periph_gpio
|
||||
FEATURES_PROVIDED += periph_i2c
|
||||
FEATURES_PROVIDED += periph_spi
|
||||
FEATURES_PROVIDED += periph_timer
|
||||
FEATURES_PROVIDED += periph_uart
|
||||
|
||||
# Various other features (if any)
|
||||
FEATURES_PROVIDED += cpp
|
||||
|
||||
# The board MPU family (used for grouping by the CI system)
|
||||
FEATURES_MCU_GROUP = cortex_m3_1
|
@ -0,0 +1,13 @@
|
||||
# define the cpu used by the maple-mini board
|
||||
export CPU = stm32f1
|
||||
export CPU_MODEL = stm32f103cb
|
||||
|
||||
# define the default port depending on the host OS
|
||||
PORT_LINUX ?= /dev/ttyACM0
|
||||
PORT_DARWIN ?= $(firstword $(sort $(wildcard /dev/tty.SLAB_USBtoUART*)))
|
||||
|
||||
# setup serial terminal
|
||||
include $(RIOTBOARD)/Makefile.include.serial |
||||
|
||||
# this board uses openocd
|
||||
include $(RIOTBOARD)/Makefile.include.openocd |
@ -0,0 +1,31 @@
|
||||
/*
|
||||
* Copyright (C) 2016 Frits Kuipers |
||||
* |
||||
* This file is subject to the terms and conditions of the GNU Lesser |
||||
* General Public License v2.1. See the file LICENSE in the top level |
||||
* directory for more details. |
||||
*/ |
||||
|
||||
/**
|
||||
* @ingroup boards_maple-mini |
||||
* @{ |
||||
* |
||||
* @file |
||||
* @brief Board specific implementations for the maple-mini board |
||||
* |
||||
* @author Frits Kuipers <frits.kuipers@gmail.com> |
||||
* |
||||
* @} |
||||
*/ |
||||
|
||||
#include "board.h" |
||||
#include "periph/gpio.h" |
||||
|
||||
void board_init(void) |
||||
{ |
||||
/* initialize the CPU */ |
||||
cpu_init(); |
||||
|
||||
/* initialize the boards LED */ |
||||
gpio_init(LED0_PIN, GPIO_OUT); |
||||
} |
@ -0,0 +1,7 @@
|
||||
source [find interface/stlink-v2-1.cfg] |
||||
|
||||
transport select hla_swd |
||||
|
||||
source [find target/stm32f1x.cfg] |
||||
|
||||
reset_config srst_only |
@ -0,0 +1,70 @@
|
||||
/*
|
||||
* Copyright (C) 2016 Frits Kuipers |
||||
* |
||||
* This file is subject to the terms and conditions of the GNU Lesser General |
||||
* Public License v2.1. See the file LICENSE in the top level directory for more |
||||
* details. |
||||
*/ |
||||
|
||||
/**
|
||||
* @defgroup boards_maple-mini maple-mini |
||||
* @ingroup boards |
||||
* @brief Board specific files for the maple-mini board |
||||
* @{ |
||||
* |
||||
* @file |
||||
* @brief Board specific definitions for the maple-mini board |
||||
* |
||||
* @author Frits Kuipers <frits.kuipers@gmail.com> |
||||
*/ |
||||
|
||||
#ifndef BOARD_H_ |
||||
#define BOARD_H_ |
||||
|
||||
#ifdef __cplusplus |
||||
extern "C" { |
||||
#endif |
||||
|
||||
/**
|
||||
* @name xtimer configuration |
||||
* @{ |
||||
*/ |
||||
#define XTIMER_WIDTH (16) |
||||
#define XTIMER_BACKOFF 5 |
||||
/** @} */ |
||||
|
||||
/**
|
||||
* @name Macros for controlling the on-board LEDs. |
||||
* @{ |
||||
*/ |
||||
#define LED0_PIN GPIO_PIN(PORT_B, 1) |
||||
|
||||
#define LED_PORT GPIOB |
||||
#define LED0_MASK (1 << 1) |
||||
|
||||
#define LED0_ON (LED_PORT->BSRR = LED0_MASK) |
||||
#define LED0_OFF (LED_PORT->BRR = LED0_MASK) |
||||
#define LED0_TOGGLE (LED_PORT->ODR ^= LED0_MASK) |
||||
/** @} */ |
||||
|
||||
/**
|
||||
* @brief User button |
||||
*/ |
||||
#define BTN_B1_PIN GPIO_PIN(PORT_B, 8) |
||||
|
||||
/**
|
||||
* @brief Use the USART1 for STDIO on this board |
||||
*/ |
||||
#define UART_STDIO_DEV UART_DEV(1) |
||||
|
||||
/**
|
||||
* @brief Initialize board specific hardware, including clock, LEDs and std-IO |
||||
*/ |
||||
void board_init(void); |
||||
|
||||
#ifdef __cplusplus |
||||
} |
||||
#endif |
||||
|
||||
#endif /* BOARD_H_ */ |
||||
/** @} */ |
@ -0,0 +1,51 @@
|
||||
/*
|
||||
* Copyright (C) 2017 Frits Kuipers |
||||
* |
||||
* This file is subject to the terms and conditions of the GNU Lesser |
||||
* General Public License v2.1. See the file LICENSE in the top level |
||||
* directory for more details. |
||||
*/ |
||||
|
||||
/**
|
||||
* @ingroup boards_maple-mini |
||||
* @{ |
||||
* |
||||
* @file |
||||
* @brief Board specific configuration of direct mapped GPIOs |
||||
* |
||||
* @author Frits Kuipers <frits.kuipers@gmail.com> |
||||
*/ |
||||
|
||||
#ifndef GPIO_PARAMS_H |
||||
#define GPIO_PARAMS_H |
||||
|
||||
#include "board.h" |
||||
#include "saul/periph.h" |
||||
|
||||
#ifdef __cplusplus |
||||
extern "C" { |
||||
#endif |
||||
|
||||
/**
|
||||
* @brief Button/LED configuration |
||||
*/ |
||||
static const saul_gpio_params_t saul_gpio_params[] = |
||||
{ |
||||
{ |
||||
.name = "LED", |
||||
.pin = LED0_PIN, |
||||
.mode = GPIO_OUT |
||||
}, |
||||
{ |
||||
.name = "BUTTON", |
||||
.pin = BTN_B1_PIN, |
||||
.mode = GPIO_IN |
||||
} |
||||
}; |
||||
|
||||
#ifdef __cplusplus |
||||
} |
||||
#endif |
||||
|
||||
#endif /* GPIO_PARAMS_H */ |
||||
/** @} */ |
@ -0,0 +1,205 @@
|
||||
/*
|
||||
* Copyright (C) 2016 Frits Kuipers |
||||
* |
||||
* This file is subject to the terms and conditions of the GNU Lesser |
||||
* General Public License v2.1. See the file LICENSE in the top level |
||||
* directory for more details. |
||||
*/ |
||||
|
||||
/**
|
||||
* @ingroup boards_maple-mini |
||||
* @{ |
||||
* |
||||
* @file |
||||
* @brief Peripheral MCU configuration for the maple-mini board |
||||
* |
||||
* @author Frits Kuipers <frits.kuipers@gmail.com> |
||||
*/ |
||||
|
||||
#ifndef PERIPH_CONF_H_ |
||||
#define PERIPH_CONF_H_ |
||||
|
||||
#include "periph_cpu.h" |
||||
|
||||
#ifdef __cplusplus |
||||
extern "C" { |
||||
#endif |
||||
|
||||
/**
|
||||
* @name Clock system configuration |
||||
* @{ |
||||
*/ |
||||
#define CLOCK_HSE (8000000U) /* external oscillator */ |
||||
#define CLOCK_CORECLOCK (72000000U) /* desired core clock frequency */ |
||||
|
||||
/* the actual PLL values are automatically generated */ |
||||
#define CLOCK_PLL_DIV (1) |
||||
#define CLOCK_PLL_MUL CLOCK_CORECLOCK / CLOCK_HSE |
||||
|
||||
/* AHB, APB1, APB2 dividers */ |
||||
#define CLOCK_AHB_DIV RCC_CFGR_HPRE_DIV1 |
||||
#define CLOCK_APB2_DIV RCC_CFGR_PPRE2_DIV1 |
||||
#define CLOCK_APB1_DIV RCC_CFGR_PPRE1_DIV2 |
||||
|
||||
/* Bus clocks */ |
||||
#define CLOCK_APB1 (CLOCK_CORECLOCK / 2) |
||||
#define CLOCK_APB2 (CLOCK_CORECLOCK) |
||||
|
||||
/* Flash latency */ |
||||
#define CLOCK_FLASH_LATENCY FLASH_ACR_LATENCY_2 /* for >= 72 MHz */ |
||||
/** @} */ |
||||
|
||||
/**
|
||||
* @name ADC configuration |
||||
* @{ |
||||
*/ |
||||
#define ADC_NUMOF (0) |
||||
/** @} */ |
||||
|
||||
/**
|
||||
* @brief DAC configuration |
||||
* @{ |
||||
*/ |
||||
#define DAC_NUMOF (0) |
||||
/** @} */ |
||||
|
||||
/**
|
||||
* @brief Timer configuration |
||||
* @{ |
||||
*/ |
||||
static const timer_conf_t timer_config[] = { |
||||
{ |
||||
.dev = TIM2, |
||||
.max = 0x0000ffff, |
||||
.rcc_mask = RCC_APB1ENR_TIM2EN, |
||||
.bus = APB1, |
||||
.irqn = TIM2_IRQn |
||||
}, |
||||
{ |
||||
.dev = TIM3, |
||||
.max = 0x0000ffff, |
||||
.rcc_mask = RCC_APB1ENR_TIM3EN, |
||||
.bus = APB1, |
||||
.irqn = TIM3_IRQn |
||||
} |
||||
}; |
||||
|
||||
#define TIMER_0_ISR isr_tim2 |
||||
#define TIMER_1_ISR isr_tim3 |
||||
|
||||
#define TIMER_NUMOF (sizeof(timer_config) / sizeof(timer_config[0])) |
||||
/** @} */ |
||||
|
||||
/**
|
||||
* @brief UART configuration |
||||
* @{ |
||||
*/ |
||||
static const uart_conf_t uart_config[] = { |
||||
{ |
||||
.dev = USART2, |
||||
.rcc_mask = RCC_APB1ENR_USART2EN, |
||||
.rx_pin = GPIO_PIN(PORT_A, 3), |
||||
.tx_pin = GPIO_PIN(PORT_A, 2), |
||||
.bus = APB1, |
||||
.irqn = USART2_IRQn |
||||
}, |
||||
{ |
||||
.dev = USART1, |
||||
.rcc_mask = RCC_APB2ENR_USART1EN, |
||||
.rx_pin = GPIO_PIN(PORT_A, 10), |
||||
.tx_pin = GPIO_PIN(PORT_A, 9), |
||||
.bus = APB2, |
||||
.irqn = USART1_IRQn |
||||
}, |
||||
{ |
||||
.dev = USART3, |
||||
.rcc_mask = RCC_APB1ENR_USART3EN, |
||||
.rx_pin = GPIO_PIN(PORT_B, 11), |
||||
.tx_pin = GPIO_PIN(PORT_B, 10), |
||||
.bus = APB1, |
||||
.irqn = USART3_IRQn |
||||
} |
||||
}; |
||||
|
||||
#define UART_0_ISR isr_usart2 |
||||
#define UART_1_ISR isr_usart1 |
||||
#define UART_2_ISR isr_usart3 |
||||
|
||||
#define UART_NUMOF (sizeof(uart_config) / sizeof(uart_config[0])) |
||||
/** @} */ |
||||
|
||||
/**
|
||||
* @name I2C configuration |
||||
* @{ |
||||
*/ |
||||
#define I2C_NUMOF (2U) |
||||
#define I2C_0_EN 1 |
||||
#define I2C_1_EN 0 |
||||
#define I2C_IRQ_PRIO 1 |
||||
#define I2C_APBCLK (36000000U) |
||||
|
||||
/* I2C 0 device configuration */ |
||||
#define I2C_0_DEV I2C1 |
||||
#define I2C_0_CLKEN() (RCC->APB1ENR |= RCC_APB1ENR_I2C1EN) |
||||
#define I2C_0_CLKDIS() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN)) |
||||
#define I2C_0_EVT_IRQ I2C1_EV_IRQn |
||||
#define I2C_0_EVT_ISR isr_i2c1_ev |
||||
#define I2C_0_ERR_IRQ I2C1_ER_IRQn |
||||
#define I2C_0_ERR_ISR isr_i2c1_er |
||||
/* I2C 0 pin configuration */ |
||||
#define I2C_0_SCL_PIN GPIO_PIN(PORT_B, 6) /* D15 */ |
||||
#define I2C_0_SDA_PIN GPIO_PIN(PORT_B, 7) /* D16 */ |
||||
|
||||
/* I2C 1 device configuration */ |
||||
#define I2C_1_DEV I2C2 |
||||
#define I2C_1_CLKEN() (RCC->APB1ENR |= RCC_APB1ENR_I2C2EN) |
||||
#define I2C_1_CLKDIS() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN)) |
||||
#define I2C_1_EVT_IRQ I2C2_EV_IRQn |
||||
#define I2C_1_EVT_ISR isr_i2c2_ev |
||||
#define I2C_1_ERR_IRQ I2C2_ER_IRQn |
||||
#define I2C_1_ERR_ISR isr_i2c2_er |
||||
/* I2C 1 pin configuration */ |
||||
#define I2C_1_SCL_PIN GPIO_PIN(PORT_B, 10) /* D1 */ |
||||
#define I2C_1_SDA_PIN GPIO_PIN(PORT_B, 11) /* D0 */ |
||||
/** @} */ |
||||
|
||||
/**
|
||||
* @name SPI configuration |
||||
* @{ |
||||
*/ |
||||
#define SPI_NUMOF (2U) |
||||
#define SPI_0_EN 1 |
||||
#define SPI_1_EN 0 |
||||
#define SPI_IRQ_PRIO 1 |
||||
|
||||
/* SPI 0 device config */ |
||||
#define SPI_0_DEV SPI1 |
||||
#define SPI_0_CLKEN() (RCC->APB2ENR |= RCC_APB2ENR_SPI1EN) |
||||
#define SPI_0_CLKDIS() (RCC->APB2ENR &= ~RCC_APB2ENR_SPI1EN) |
||||
#define SPI_0_IRQ SPI1_IRQn |
||||
#define SPI_0_IRQ_HANDLER isr_spi1 |
||||
#define SPI_0_BUS_DIV 1 |
||||
|
||||
/* SPI 0 pin configuration */ |
||||
#define SPI_0_CLK_PIN GPIO_PIN(PORT_A, 5) /* D6 */ |
||||
#define SPI_0_MISO_PIN GPIO_PIN(PORT_A, 6) /* D5 */ |
||||
#define SPI_0_MOSI_PIN GPIO_PIN(PORT_A, 7) /* D4 */ |
||||
|
||||
/* SPI 1 device config */ |
||||
#define SPI_1_DEV SPI2 |
||||
#define SPI_1_CLKEN() (RCC->APB1ENR |= RCC_APB1ENR_SPI2EN) |
||||
#define SPI_1_CLKDIS() (RCC->APB1ENR &= ~RCC_APB1ENR_SPI2EN) |
||||
#define SPI_1_IRQ SPI2_IRQn |
||||
#define SPI_1_IRQ_HANDLER isr_spi2 |
||||
#define SPI_1_BUS_DIV 1 |
||||
/* SPI 1 pin configuration */ |
||||
#define SPI_1_CLK_PIN GPIO_PIN(PORT_B, 13) /* D30 */ |
||||
#define SPI_1_MISO_PIN GPIO_PIN(PORT_B, 14) /* D29 */ |
||||
#define SPI_1_MOSI_PIN GPIO_PIN(PORT_B, 15) /* D28 */ |
||||
/** @} */ |
||||
|
||||
#ifdef __cplusplus |
||||
} |
||||
#endif |
||||
|
||||
#endif /* PERIPH_CONF_H_ */ |
Loading…
Reference in new issue