|
|
|
@ -572,6 +572,7 @@ gpio!(GPIOC, gpioc, iopcen, PC, [
|
|
|
|
|
feature = "stm32f030", |
|
|
|
|
feature = "stm32f051", |
|
|
|
|
feature = "stm32f070", |
|
|
|
|
feature = "stm32f071", |
|
|
|
|
feature = "stm32f072", |
|
|
|
|
feature = "stm32f091", |
|
|
|
|
))] |
|
|
|
@ -599,7 +600,7 @@ gpio!(GPIOD, gpiod, iopden, PD, [
|
|
|
|
|
PD2: (pd2, 2, Input<Floating>), |
|
|
|
|
]); |
|
|
|
|
|
|
|
|
|
#[cfg(any(feature = "stm32f072", feature = "stm32f091"))] |
|
|
|
|
#[cfg(any(feature = "stm32f071", feature = "stm32f072", feature = "stm32f091"))] |
|
|
|
|
gpio!(GPIOD, gpiod, iopden, PD, [ |
|
|
|
|
PD0: (pd0, 0, Input<Floating>), |
|
|
|
|
PD1: (pd1, 1, Input<Floating>), |
|
|
|
@ -622,7 +623,7 @@ gpio!(GPIOD, gpiod, iopden, PD, [
|
|
|
|
|
// TODO: The ST SVD files are missing the entire PE enable register.
|
|
|
|
|
// Re-enable as soon as this gets fixed.
|
|
|
|
|
|
|
|
|
|
// #[cfg(any(feature = "stm32f072", feature = "stm32f091"))]
|
|
|
|
|
// #[cfg(any(feature = "stm32f071", feature = "stm32f072", feature = "stm32f091"))]
|
|
|
|
|
// gpio!(GPIOE, gpioe, iopeen, PE, [
|
|
|
|
|
// PE0: (pe0, 0, Input<Floating>),
|
|
|
|
|
// PE1: (pe1, 1, Input<Floating>),
|
|
|
|
@ -671,7 +672,7 @@ gpio!(GPIOF, gpiof, iopfen, PF, [
|
|
|
|
|
PF1: (pf1, 1, Input<Floating>), |
|
|
|
|
]); |
|
|
|
|
|
|
|
|
|
#[cfg(any(feature = "stm32f072", feature = "stm32f091"))] |
|
|
|
|
#[cfg(any(feature = "stm32f071", feature = "stm32f072", feature = "stm32f091"))] |
|
|
|
|
gpio!(GPIOF, gpiof, iopfen, PF, [ |
|
|
|
|
PF0: (pf0, 0, Input<Floating>), |
|
|
|
|
PF1: (pf1, 1, Input<Floating>), |
|
|
|
|