You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
Marc Poulhiès 657dbd337f use apb for uart gpio, fix apb usage in gpio 5 years ago
.cargo initial commit, compiles but not meant to work at all 5 years ago
src use apb for uart gpio, fix apb usage in gpio 5 years ago
.gitignore initial commit, compiles but not meant to work at all 5 years ago
Cargo.lock initial commit, compiles but not meant to work at all 5 years ago
Cargo.toml initial commit, compiles but not meant to work at all 5 years ago
LICENSE Copy RIOT openocd script 5 years ago
Makefile relative path for openocd script 5 years ago
README.md Create README.md 5 years ago
gdb.py fix porta, add other gpio 5 years ago
layout.ld create driverlib module, create project spec module 5 years ago
openocd.conf initial commit, compiles but not meant to work at all 5 years ago
openocd.sh Copy RIOT openocd script 5 years ago

README.md

tivarust: Small pet project to learn Rust and low level ARM

Setting up environment

Install rustup, rust nightly and xargo: https://github.com/japaric/xargo

Building

$ PATH=$HOME/.cargo/bin:$PATH make all

Debuging using openocd

Running openocd & GDB

$ make debug

Using python extension to inspect low level registers

(gdb) source gdb.py
(gdb) read-tiva
RCC : 0x01CE1540 @ 0x400FE060
  > Main oscillator ENABLED
  > Oscillator source: [MOSC] Main Oscillator
  > [XTAL] Crystal value 16.0 Mhz
  > [BYPASS] The system clock is the PLL output divided by SYSDIV
  > PLL is operating normally
  > [PWMDIV] PWM Unit Clock Divisor is 64
  > [USEPWMDIV] PWM Clock Divisor : The system clock divider is the source for PWM
  > [USESYSDIV] Enable System Clock Divider: system clock divider is used (forced when PLL is selected as the source)
  > [SYSDIV] System Clock Divisor: 3
  > [ACG] Auto Clock Gating: RCGCn registers are used
...